Modeling Universal Instruction Selection

Gabriel Hjort Blindell^{1,2}, Roberto Castañeda Lozano^{2,1}, Mats Carlsson², and Christian Schulte^{1,2}


¹ School of ICT, KTH Royal Institute of Technology, Sweden ² SICS Swedish Institute of Computer Science, Sweden




SweConsNet 2016, June 14

This research has been funded by LM Ericsson AB and the Swedish Research Council (VR 621-2011-6229).

Inside a Typical Compiler





State of the Art

- Program graphs per basic block
- Select instructions block-wise (local instruction selection)
- Select using greedy heuristics
- Pattern graphs only capture data flow

Talk Overview

- A motivating example
- Novel program and instruction representations
- Constraint model for universal instruction selection
- Proof-of-concept experiments
- Conclusions and future work

A MOTIVATING EXAMPLE

Program Example

Saturated vector addition:

```
int i = 0;
while (i < N) {
    int c = A[i] + B[i];
    if (MAX < c)
        c = MAX;
    C[i] = c;
    i++;
}
```

bb1:
$$i = 0$$

bb2:
 $f i < N$
 $f i = i + 1$
control-flow graph

Instruction Examples

satadd

Difficult properties:

 Incorporates control flow
 Extends across multiple blocks

$$\begin{array}{c} bb1: \begin{tabular}{c|c|c|c|c|c|c|} \hline bb2: & F \\ \hline bb2: & F \\ \hline bb3: & T \\ \hline t_1 = i & & 4 \\ t_2 = A + t_1; t_3 = B + t_1 \\ a = load t_2; b = load t_3 \\ c = a + b \\ \hline if MAX < c \\ \hline bb4: & T \\ \hline c = MAX \\ \hline t_4 = C + t_1 \\ store t_4, c \\ \hline i = i + 1 \\ \end{array}$$


Instruction Examples

add4

Difficult properties:

 Must move computations across blocks (global code motion)

 May incur additional copy overhead



Actual Instructions

 satadd Common in DSPs
 add4 Intel, ARM, TI, ...

Architectures will only become *more* complicated, not *less!*


Universal Instruction Selection

- Selects instructions for entire function (global instruction selection)
- Selects instructions for both computations and branching
- Supports global code motion
- Takes data-copying overhead into account

Prerequisites:


- Representations that capture both data and control flow
- An expressive methodology, such as CP

PROGRAM AND INSTRUCTION REPRESENTATIONS




Instruction Representation

satadd:



CONSTRAINT MODEL

Our Approach



Decision Variables

```
sel(m) \in \{0,1\}

place(m) \in B

def(d) \in B
```

```
loc(d) \in L
succ(b) \in B
```

Is a match *m* selected? In which block is a match *m* placed? In which block is a datum *d* defined (made available)? In which location is a datum *d* stored? What is the block order?

Global Instruction Selection

Every operation o in the program graph must be covered by exactly one selected match:

$$\sum_{\substack{m \in M \text{ s.t.} \\ o \in \text{covers}(m)}} \text{sel}(m) = 1$$


Global Code Motion

Every datum *d* must be produced before being used...

Dominance

- A block b dominates another block b' if every controlflow path from entry block to b' goes through b
- A block always dominates itself

Example:



 $\begin{array}{l} dominates(b_1) = \{b_1\} \\ dominates(b_2) = \{b_1, b_2\} \\ dominates(b_3) = \{b_1, b_3\} \\ dominates(b_4) = \{b_1, b_4\} \end{array}$

Global Code Motion

Every datum d must be produced before being used, meaning d must be defined such that d dominates every match m that uses d:

 $def(d) \in dominates(place(m))$

■ For each definition edge *b* · · · *d*: **def**(*d*) = *b*

Remaining constraints:


(see paper for details)



For every selected match *m* that enforces a location requirement on a datum *d*:

 $sel(m) \Rightarrow loc(d) \in stores(m, d)$

Copy Extension of Program Graph



- When locations for v₁ and v₂ can be the same, select special null-copy pattern with zero cost
- Otherwise select appropriate copy instruction

Fall-through Branching

■ All blocks must form a circuit: circuit (∪_{b∈B}{succ(b)})

For each selected branch instruction m that falls through to block b:

 $sel(m) \Rightarrow succ(place(m)) = b$

Objective Function

Minimize execution time:

$$\sum_{b \in B} \operatorname{freq}(b) \times \sum_{\substack{m \in M \text{ s.t.} \\ \operatorname{place}(m) = b}} \operatorname{cycles}(m)$$

where $freq(\cdot)$ is estimated execution frequency (provided by the compiler)

Implied and Dominance Constraints

(see paper for details)

Branching Strategy

Eagerly cover non-copy operations

• Try sel(m) = 1 in non-increasing |covers(m)| order

(mimics maximum munch [Cattell 1978])

Remaining decisions left to the solver

Limitations

Redundant loads of constants

- Impact: Significant
- Fix estimate: Easy

Cannot handle if-conversions (predicated instructions)

- Impact: None significant (depends on hardware)
- Fix estimate: Difficult

(not even handle by state of the art)

EXPERIMENTS

Benchmarks

Input programs:

■ 16 functions from MediaBench [Lee et al. 1997]

- More than 5 LLVM IR instructions
- No function calls or memory instructions
- Compiled and optimized using LLVM 3.4 (-O3 flag)
- Size of corresponding program graphs: 34-203 nodes

Target machines:


- MIPS32
 - 1. Standard instructions
 - 2. Expected outcome: No significant speedup over LLVM
- FancyTM MIPS32
 - 1. MIPS32 extended with SIMD instructions
 - 2. Expected outcome: Some speedup over LLVM

Setup

Model implemented in MiniZinc


- Solved with CPX 1.0.2
 - ▶ Using Linux, Intel Core i7 2.70 MHz, 4 GB memory

MIPS32: Estimated Speedup over LLVM



- All functions solved to optimality
- Runtimes: 0.3-83.2 seconds (median 10.5 seconds)
- Geometric mean speedup: 1.4%
- Better cases: due to global code motion
- Worse cases: due to constant reloading

FancyTM MIPS32: Additional Speedup



- All functions solved to optimality
- Runtimes: 0.3-146.8 seconds (median 10.5 seconds)
- Geometric mean speedup: 3%
- Observation: SIMDs not used in "obvious" cases because that would actually degrade code quality

CONCLUSIONS AND FUTURE WORK

Contributions

Due to limitations of state-of-the-art approaches, we have:

Introduced novel, universal representations

- Captures both data and control flow
- Designed constraint model for universal instruction selection
 - Implements global instruction selection
 - Selects instructions for both computations and branching
 - Supports global code motion
 - Takes data-copying overhead into account

Conducted proof-of-concept experiments

Demonstrate that our approach:

- Handles small and medium-size input programs
- Yields results comparable with LLVM
- Supports sophisticated hardware (such as SIMD instructions)

Future Work

- Address current model limitations
- **Experiment** with larger input programs and real hardware (such as Intel X86, ARM, Hexagon)
- Integrate with existing constraint model for global register allocation and instruction scheduling [Castañeda Lozano et al. 2014]

EXTRA MATERIAL

Related Work

Instruction selection:

Using tree-based program and pattern graphs

- Figlanville & Graham 1978], [Pelegrí-Llopart et al. 1988], [Aho et al. 1989]
- Linear time, most guarantee optimality
- Extensions to DAG-based program graphs
 - [Ertl 1999], [Ertl et al. 2006], [Koes & Goldstein 2008]
 - Linear time, non-optimal
- Using IP and CP
 - [Gebotys 1997], [Bednarski & Kessler 2006], [Wilson et al. 1994]
 - [Bashford & Leupers 1999], [Martin et al. 2009], [Floch et al. 2010]
 - Restricted to pattern trees/DAGs

Static Single Assignment (SSA) Form

- A compiler standard [Cytron et al. 1991]
- Each variable must be defined only once (fixed by renaming)
- Use φ-functions to track renaming

bb1:
$$i_1 = 0$$

bb2: $i_2 = \varphi(i_1, i_3)$ F
if $i_2 < N$
bb3: T
 $t_1 = i_2 \times 4$
 $t_2 = A + t_1; t_3 = B + t_1$
 $a = load t_2; b = load t_3$
 $c_1 = a + b$
if MAX < c_1
bb4: T F bb5:
 $c_2 = MAX$ bb5:
 $c_3 = \varphi(c_1, c_2)$
 $t_4 = C + t_1$
store t_4, c_3
 $i_3 = i_2 + 1$

Global Code Motion

• Every non-selected match *m* is placed in the b_{null} block: $sel(m) \Leftrightarrow place(m) \neq b_{\text{null}}$

Every selected match m that incorporates control flow must not move control operations elsewhere in the program graph:

 $sel(m) \Rightarrow place(m) = entry(m)$

Every datum m defined by a selected match m must be defined in either the block wherein m is placed, or in a block spanned by m:

 $sel(m) \Rightarrow def(d) \in \{place(m)\} \cup spans(m)$

Objective Function

Minimize execution time:

$$\sum_{b \in \mathcal{B}} \operatorname{freq}(b) \times \sum_{\substack{m \in \mathcal{M} \text{ s.t.} \\ \operatorname{place}(m) = b}} \operatorname{cycles}(m)$$

where $freq(\cdot)$ is estimated execution frequency (provided by the compiler)

Minimize code size:

$$\sum_{\substack{m \in M \text{ s.t.} \\ sel(m)=1}} size(m)$$

Implied Constraints

Every datum d must be defined by exactly one selected match m:

(

$$\sum_{\substack{m \in M \text{ s.t.} \\ d \in \text{defines}(m)}} \text{sel}(m) = 1$$

If a datum d is defined in some block b, then some selected match m must either be placed in b, or b be spanned by m:

 $def(d) = b \Rightarrow sel(m) \land b \in \{place(m)\} \cup spans(m)$

If two matches m₁ and m₂ impose conflicting location requirements on the same datum, select at most one of them:

 $\operatorname{sel}(m_1) + \operatorname{sel}(m_2) \leq 1$

Dominance Constraints

- Remove symmetric solutions due to equivalent locations:
 - Identify subsets *S* of values such that any solution with loc(d) = v and $v \in S$ can be replaced by an equivalent solution with loc(d) = max(S), for any $d \in D$.